

REMARKS

Claims 1-3 and 6-13 are pending in the present application. Claims 1-3 and 6-13 were rejected in the Final Office Action mailed April 4, 2006. No claims are amended herein. The Examiner's rejection is traversed below. Applicants respectfully request the Examiner to reconsider and allow the remaining claims.

***Claim Rejections - 35 USC § 103***

Claims 1-3 and 6-13

Claims 1-3 and 6-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mehrad et al. (U.S. Patent No. 6,765,257; hereinafter "Mehrad") in view of Karp et al. (U.S. Patent No. 6,266,269; hereinafter "Karp"). Applicants respectfully traverse this rejection for the forthcoming reasons.

Claim 1 recites:

An integrated circuit device comprising:  
an array of **flash** memory cells, said cells comprising a source, a drain and **a stacked gate structure comprising a control gate, a charge trapping layer and an insulating layer**, wherein a region under said stacked gate structure comprises overlapping lateral diffusions of implantation regions of said source and said drain;  
a common source line coupled with said source; and  
a source contact disposed outside of said common source line and coupled with said source, wherein said source contact is coupled to said common source line

under said stacked gate structure, and wherein said source contact is disposed in a row with drain contacts.  
(emphasis added)

Mehrad teaches a flash memory array, but Mehrad fails to teach or suggest a region under a stacked gate structure having overlapping lateral diffusions of source and drain regions, as recited in Claim 1 and similarly in Claim 8. Karp teaches a programmed storage transistor **200** (Figure 2C) in a memory cell **301** (Figure 3A) formed "using standard CMOS processes" (col. 5, line 2), as opposed to the flash memory cells recited in Claims 1 and 8. Karp teaches that memory cell **301** "includes a write access transistor **302**, a storage transistor **303**, and a read access transistor **304**" (col. 6, lines 27-29). Karp teaches that storage transistor **303** is a "low voltage NMOS device" (col. 6, line 36). An NMOS device employed as a storage transistor in a memory cell described by Karp is not a flash memory cell as recited in Claims 1 and 8. As can be appreciated by one skilled in the art, a flash memory cell is a modified NMOS transistor with an additional conductor suspended between the gate and the source/drain terminals.

Furthermore, the process by which Karp's source **202A** and drain **202B** diffuse laterally and merge, as illustrated in Figure 2C, also fuses the layers of the gate structure (**201**

and 203 in Figure 2A) to form the fused structure 204 in Figure 2C. In contrast, the flash memory cell recited in Claims 1 and 8 has overlapping source and drain regions and a stacked gate structure having separate control gate, charge trapping layer and insulating layers.

As can be appreciated by one skilled in the art, and as taught by Mehrad, flash memory cells require a floating gate 13 and a control gate 14 (Mehrad, col. 1, line 22). It would be undesirable for a cell in Mehrad's array to have the fused structure 204 depicted in Karp's Figure 2C. There is no motivation to combine the NMOS device 200 taught by Karp with the flash memory array taught by Mehrad. Additionally, even if Mehrad and Karp were combined, there is no combination of Mehrad and Karp which would render the present claimed invention.

Applicants respectfully submit that independent Claims 1 and 8, Claims 2, 3, 6 and 7 dependent on Claim 1, and Claims 9-13 dependent on Claim 8 are patentable over Mehrad in view of Karp, and the rejection of Claims 1-3 and 6-13 under 35 U.S.C. 103(a) is traversed. Applicants respectfully request allowance of Claims 1-3 and 6-13.

CONCLUSION


In light of the response presented herein, Applicants respectfully assert that Claims 1-3 and 6-13 of the present application overcome the rejections of record, and therefore earnestly solicit allowance of these claims.

The Examiner is invited to contact Applicant's undersigned representative if the Examiner believes such action would expedite resolution of the present Application.

Respectfully submitted,  
WAGNER, MURABITO & HAO LLP

Date: \_\_\_\_\_

5/16/06

  
James P. Hao  
Reg. No. 36,398

Two North Market Street  
Third Floor  
San Jose, California 95113  
(408) 938-9060